

FIG. 1




FIG. 2





FIG. 3







FIG. 4B



– 600




FIG. 6A




FIG. 6B




FIG. 7




FIG. 8

11/19

+

FIG. 9




FIG. 10




FIG. 11




FIG. 12

BITS 17:0	Lower Order Address Bits and Read/Write Command	Higher Order Address Bits and Early Read Indicator	Command Destination, Offset from Address, Transaction ID, Check Bits, Mask Bits, Stream ID,	Size Bits, Cancel Command, Priority, etc.
↓Transfer	0	-	2	က

FIG. 13

1400

BITS 17:0 Lower Order Address Bits and Read/Write Command Higher Order Address Bits and Early Read Indicator Command Destination, Offset from Address, Transaction ID, Check Bits, Mask Bits, Size Bits, etc.

FIG. 14

1500

BITS 17:0	Lower Order Configuration Address Bits and Read/Write Command	Higher Order Configuration Address Bits and Early Read Indicator	Commond Doctionation Officet from Address Transcration ID Chack Bits Mask Bits atc	COLLINATA Destination, Closet Holl Address, Transaction I.C., Creek Dies, Mask Dies, etc.
↓Transfer	0	+	2	ε

FIG. 15

LL signals

Transfers 0:3

Info and Check Bits

Header, Tail, and Check Bits

Extended Mode Bits

FIG. 16

LL signals

Transfers 0:3

Type and Check Bits

1

2

Info and Check Bits

FIG. 17



1	1800

LL signals	Transfers 0:3	
0	Tag, Control, and Check Bits	
1		
2	Tag, Info, and Check Bits	
3		

FIG. 18

FIG. 19

2000

LL signal